Conventional Memories

This page is part of my Toshiba E.M.I.S. archive project, to learn more please visit the project page, Some of the files from the Toshiba BBS referenced here can also be found there.

Index

_______________________________________________________________

Intel Processors at a Glance

Pentium Pentium

Processor Processor

60Mhz 66Mhz

Address Bus 32 Bit 32 Bit

Data Bus 64 Bit 64 Bit

FPU Present Yes Yes

Memory

Management Yes Yes

Cache on Chip Two 8k Caches Two 8k Caches

Frequency (MHz) 60MHz 66MHz

Avg. Cycle/Inst. 0.5 0.5

iComp Index 510 567

Dhrystone MIPS v1.1 100 111.6

Frequency of FPU =CPU =CPU

Frequency =CPU =CPU

Upgradable Yes Yes

Address Range 4 Gigabytes 4 GByte

Frequency Scalability No No

# of Transistors 3.21 Million 3.21 Million

Voltage 5v 5v

System Management Yes Yes

Date of Introduction Mar-93 Mar-93

* On average, it takes 1.95 cycles to complete one instruction, OR,

the i487SX finishes one instruction 633% faster than the 8088.

* The FPU is the Floating Point Unit.

Intel Corporation makes no warranty for the use of its products and

assumes no responsibility for any errors which may appear in this

document nor does it make a commitment to update the information

contained herein.

I486DX2-40, - 50, & -66

Processor i486DX2-40 i486DX2-50 i486DX2-66

Address Bus 32 Bit 32 Bit 32 Bit

Data Bus 32 Bit 32 Bit 32 Bit

FPU Present Yes Yes Yes

Memory Management Yes Yes Yes

Cache on Chip 8K 8K 8K

Frequency (MHz) 40 MHz 50 MHz 66MHz

Avg. Cycles/Inst 1.03 1.03 1.03

iComp Index 182 231 297

Dhrystone MIPS v1.1 21.1 40.5 54.5

Frequency of FPU =CPU =CPU =CPU

Frequency =CPU =CPU =CPU

Upgradable Yes Yes Yes

Address Range 4 Gigabytes 4 Gigabytes 4 Gigabytes

Freq. Scalability No No No

# of Transistors 1.2 Million 1.2 Million 1.2 Million

Voltage 5v and 3v 5v and 3v 5v

System Mang. Mode Yes Yes Yes

Date of Introduction Jun-93 May-92 Aug-92

* Intel486(TM) DX2 OverDrive(TM) Processor

The performance and features of Intel DX2 OverDrive Processors is

identicle to that of Intel486 DX2 Microprocessor, operating at the

same frequency.

* In the i486DX2, and DX2 OverDrive, the reference is to the internal

clock which runs at 2X the external clock.

* Intel has produced a version of the Intel486 SL Microprocessor which

does not contain a floating point unit. These CPUs are being sold

only to IBM for it's IBM PS/Note 425SL, and IBM Thinkpad 350 & 350C

notebooks. These systems are not upgradeable to the Intel487 SX

Math Coprocessor, or the Intel OverDrive Processor.

* On average, it takes 1.95 cycles to complete one instruction, OR,

the i487SX finishes one instruction 633% faster than the 8088.

* The FPU is the Floating Point Unit.

Intel Corporation makes no warranty for the use of its products and

assumes no responsibility for any errors which may appear in this

document nor does it make a commitment to update the information

contained herein.

Intel486 SX and Intel486 DX Processors

Processor i486SX i486DX i486DX-50

Address Bus 32 Bit 32 Bit 32 Bit

Data Bus 32 Bit 32 Bit 32 Bit

FPU Present N/A Yes Yes

Memory Management Yes Yes Yes

Cache on Chip 8K 8K 8K

Frequency (MHz) "16,20,25,33"25,33" 50 MHz

Avg. Cycles/Inst. 1.03 1.03 1.03

iComp Index 136 @33MHz 166 @ 33MHz 249

Dhrystone MIPS v1.1 20.2 @ 25MHz26.9 @ 33MHz 41.4

Frequency of FPU N/A =CPU =CPU

Frequency =CPU =CPU =CPU

Upgradable Yes Yes NO

Address Range 4 Gigabytes 4 Gigabytes 4 Gigabytes

Freq. Scalability NO NO NO

# of Transistors 1.2 Million 1.2 Million 1.2 Million

Voltage 5v and 3v 5v and 3v 5v

System Mang. Mode NO NO NO

Date of Introduction Sep-91 Apr-89 Jun-91

* Standard i486SX and standard i486DX microprocessors are not frequency

scaleable. A version of these microprocessors called Low Power

Version was produced in limited quantity and is frequency

scaleable.

* On average, it takes 1.95 cycles to complete one instruction, OR,

the i487SX finishes one instruction 633% faster than the 8088.

* The FPU is the Floating Point Unit.

Intel Corporation makes no warranty for the use of its products and

assumes no responsibility for any errors which may appear in this

document nor does it make a commitment to update the information

contained herein.

Intel386 Processor Family

i386SX i386DX i386SL

Address Bus 24 Bit 32 Bit 24 Bit

Data Bus 16 Bit 32 Bit 16 Bit

FPU Present N/A N/A N/A

Memory Management Yes Yes Yes

Cache on chip No No Control

Frequency (MHz) "16,20,25,33" "16,20,25,33""16,20,25"

Avg. Cycles/Inst. 4.9 4.9 <4.9

iComp Index 56 @33MHz 68 @ 33MHz 41 @25MHz

Dhrystone MIPS v1.1 3.6 @20MHz 11.4 @ 33MHz 4.5 @ 25MHz

Frequency of FPU =CPU =CPU =CPU

Frequency 2X CPU 2X CPU "2,4,8XCPU"

Upgradable No No No

Address Range 16 Megabytes 4 Gigabytes 16 Megabytes

Freq. Scalability No No No

# of Transistors 275,000 275,000 855,000

Voltage 5v 5v 3v or 5v

System Mang. Mode No No Yes

Date of IntroductionJun-88 Oct-85 Oct-90

* On average, it takes 1.95 cycles to complete one instruction, OR,

the i487SX finishes one instruction 633% faster than the 8088.

* The FPU is the Floating Point Unit.

Intel Corporation makes no warranty for the use of its products and

assumes no responsibility for any errors which may appear in this

document nor does it make a commitment to update the information

contained herein.

Intel 8086, 8088 and 80286 Processors

8086 8088 80286

Address Bus 16 Bit 16 Bit 24 Bit

Data Bus 16 Bit 8 Bit 16 Bit

FPU Present NO NO NO

Memory Management NO NO NO

Cache on chip NO NO NO

Frequency (MHz) 5,8,10 5,8,10 6,8,10,12

Avg. Cycles/Inst. 12 12 4.9

Frequency of FPU =CPU =CPU 2/3 CPU

Frequency 3X 3X 2X

Upgradable NO NO NO

Address Range 1 Megabyte 1 Megabyte 16 Megabytes

Freq. Scalibility NO NO NO

Voltage 5v 5v 5v

Date of Introduction Jun-78 Jun-79 Feb-82

* On average, it takes 1.95 cycles to complete one instruction, OR,

the i487SX finishes one instruction 633% faster than the 8088.

* The FPU is the Floating Point Unit.

Intel Corporation makes no warranty for the use of its products and

assumes no responsibility for any errors which may appear in this

document nor does it make a commitment to update the information

contained herein.