Conventional Memories

This page is part of my Toshiba E.M.I.S. archive project, to learn more please visit the project page, Some of the files from the Toshiba BBS referenced here can also be found there.

Index

_______________________________________________________________

Tecra 700 Symphony Chipset

Symphony Chipset (refer to the Section 14. Block diagram)

·Contrabass-GA

CPU control, DRAM control, Internal PCI bridge

·Harp-GA

Power down control, DRAM data bus control

·Clarinet-GA

PICx2, PITx1, DMAx2, SMI control, RTC control, Flash memory control, Internal ISA bridge, Internal ISA bus control, Power management control, Suspend/Resume control

·Violin-GA

PC Card control (ToPIC 95)

·Trumpet-GA

Docking I/F on System unit

·Super I/O

SIOx2, FDCx1, Parallel port x1

·Piano-GA

Communication control, PWM control (beep volume), Joystick control, Super I/O control, HDD/CD-ROM control, Speaker control.